Abstract-A family of CMOS operational transconductance amplifiers (OTAs) has been designed for very small 's (of the order of nanoamperes per volt) with transistors operating in moderate inversion. Several OTA design schemes such as conventional, using current division, floating-gate, and bulk-driven techniques are discussed. A detailed comparison has also been made among these schemes in terms of performance characteristics such as power consumption, active silicon area, and signal-to-noise ratio. The transconductance amplifiers have been fabricated in a 1.2-m n-well CMOS process and operate at a power supply of 2.7 V. Chip test results are in good agreement with theoretical results.
I. INTRODUCTION
I N THE FIELD of medical electronics, active filters with very low cutoff frequencies (of the order of a few hertz) are needed due to the relatively slow electrical activity of the human body [1] . Another area of application of low-frequency circuits is ramp generation for analog-to-digital converter (ADC) testing [2] and in the field of neural networks [3] . Thus, there is a strong motivation for developing integrated solutions for circuits that are capable of operating at very low frequencies. For an operational transconductance amplifier-capacitor (OTA-C) filter implementation, such low frequencies imply large capacitors and very low transconductances [4] , [5] . Thus, there are two entirely independent angles to the problem that need to be addressed. One is the design of OTAs with very low transconductances (typically of the order of a few nanoamperes per volt) and high linearity, while the other is the realization of very large capacitors (typically of the order of a few nanofarads) on chip. Keeping the foregoing in mind, different design techniques for obtaining low transconductances are analyzed here, and a comparative study has been made among these schemes in terms of performance characteristics such as power consumption, active silicon area, and signal to noise ratio (SNR). Special emphasis has been given to design in the moderate inversion region of operation of the MOS transistor due to the possibility of reaching a good tradeoff between power and area requirements.
II. OTA TOPOLOGIES
Four different OTA topologies were designed in moderate inversion, using one equation all-region MOSFET model [6] for Publisher Item Identifier S 0018-9200(02)04937-5. the same transconductance value of 10 nA/V, and the tradeoffs concerning design parameters such as power consumption, silicon area, and SNR were studied.
A. Reference OTA (Design A)
The schematic is shown in Fig. 1 . This OTA consists of a differential pair ( and ) and three current mirrors. The overall transconductance of the amplifier is the same as that of , (with , ). Depending on the value of the required transconductance, the current levels for this basic topology can be extremely small (of the order of several picoamperes for 's around several picoamperes per volt). This leads to ratios of the order of 0.001 or less. Matching such geometries is a great challenge from a layout perspective. We have used an inversion level 1 of 10 for the drivers and in order to obtain the required transconductance ( 10 nA/V), at the same time making sure that their lengths are not too large. The inversion levels [6] for the current mirrors were chosen to be 80 to allow them to operate closer to strong inversion for better matching. The same holds for the following designs as well.
B. OTA With Current Division and Source Degeneration (Design B-SD CD)
This topology is described in [7] and [8] . This circuit is actually a combination of two schemes, i.e., current splitting and source degeneration. Fig. 2(a) illustrates the idea behind current splitting where the effective is given by , where is the composite transistor (before splitting) as shown in Fig. 2(a) . The small-signal currents in transistors and are split by the factor of the ratio in their sizes and only the currents and are used. Thus, the effective transconductance is reduced by the factor compared to that before current splitting [8] . Fig. 2(b) shows the principle behind source degeneration where the effective is given by which gives an effective transconductance reduction by the factor . The overall schematic of the OTA obtained by a combination of both the above-mentioned schemes is shown in Fig. 3 . This structure has a source degeneration linearization and an additional transconductance reduction by implementing current division through and . Small-signal analysis gives the overall as where and are, respectively, the transconductance and output conductance of the MOS transistor. can be changed by changing , which is controlled by the bias current . The transistors and are biased in the triode region and thus act as source-degeneration resistors. The purpose of , , , and is to control the of and , and thus, their resistance. and divert a significant portion of the bias current to the rail, thus reducing by the factor . As discussed earlier, to realize extremely small 's, we need very small currents, which are not easy to generate and are not well controlled. Also, transistors with very long lengths are required and these are difficult to match from a layout perspective. For these reasons, we use the current division scheme, which enables us to increase the current levels while maintaining very low transconductance levels. From a layout perspective, transistor is used as the unit and is built up using fingers of for better matching.
C. Floating-Gate OTA (Design C-FG CD)
This schematic is shown in Fig. 4 . In this scheme, the input transistors are floating-gate MOS transistors [9] , [10] with two inputs each (input and bias). Since floating-gate techniques have a natural attenuation due to the voltage division at the input capacitors, they are a natural choice for obtaining small 's. To further reduce the , current division has also been incorporated. The overall in terms of the model parameters, assuming that the parasitic capacitances between the floating gate and the source, drain, and bulk terminals are negligible compared to and , is approximately given by
where is the capacitance coupling at input to the floating gate, is the capacitance coupling at input to the floating gate, and is the transconductance of the floating-gate transistor . For proper input voltage scaling, and should be significantly larger than the total parasitic capacitance seen at the floating gate. A good compromise would be to make and around 5-10 times this parasitic capacitance. In our design, .
D. Bulk-Driven OTA (Design D-BD CD)
In this topology, shown in Fig. 5 , the inputs of the OTA are driven through the bulks of the input transistors rather than the gates [11] , [12] . Bulk-driven transconductance is typically around 0.2-0.4 times , but it is very process dependent. Current division has also been included to further reduce levels. Analysis yields the overall OTA transconductance in terms of the model parameters as (4) where is the body effect parameter (typically 0.7 V ), is the bulk Fermi potential (typically 0.35 V), and is the gate transconductance.
It is worth mentioning here that the bulk-driven transistors need to be isolated in separate wells. Another drawback is the finite input impedance of the OTA.
E. Approximate Expressions for the Signal-to-Noise Ratio
The different designs presented in the previous sections can all be modeled as shown in Fig. 6 . Essentially, all four designs have a certain transconductance reduction factor and a differential transconductance stage such that the overall is the same for all four designs. We now obtain approximate analytical expressions for the input signal that can be applied for a given harmonic distortion component , the input referred thermal and flicker noise voltages, and finally, the SNR for the model of Fig. 6 . From these expressions, we strive to obtain an insight into the various design tradeoffs that exist. Assuming that the attenuator is linear, the as a function of the peak input signal is given by (5) where and are the peak value of the incoming signal and the saturation voltage, respectively [13] . After some algebraic manipulations, (5) expresses the rms input signal as (6) where is the transconductance parameter, and is the width and is the length of the transistors of the differential stage. The linear range can be increased by decreasing , , or by increasing , . If the noise is dominated by the OTA differential stage, the input-referred rms thermal noise (7) integrated from frequency to is given by (7) Thermal noise can be reduced by increasing . The inputreferred rms flicker noise integrated from frequency to is given by (8) where is the oxide capacitance per unit channel area and is the flicker-noise coefficient. Flicker noise can be reduced by increasing the gate area or increasing . From (6)-(8), we observe a direct tradeoff between linearity and noise with respect to . The smaller the , the higher the linearity, and at the same time, the higher the noise. The total rms input noise voltage is given by , therefore the SNR becomes (9) An approximate estimate for the SNR considering only flicker noise is given in (10) . (10) Notice that this equation is valid if is a noiseless attenuator, otherwise, its noise must be added. From (10), we observe that the SNR is a function of the device dimensions, , , and . Now, if we fix , , and ( ) for all topologies we can obtain the same SNR. Table I summarizes  the approximate numerical values for the different parameters  ( at , and SNR) calculated using the above equations for the different OTA topologies.
The peak input has been computed for and the noise has been integrated between mHz and Hz. From Table I , it is clear that flicker noise is the dominant component of the total noise. The transconductance reduction factor , , and the device sizes are different for each design but are related in such a way as to yield the same SNR for the different designs.
III. SIMULATION RESULTS
All the above circuits were designed and simulated using the AMI 1.2-m n-well CMOS technology with BSIM3 models available through MOSIS. The results are summarized in Table II . The current division factor was set at 49. As we can see in Table II , we gain a lot in terms of linearity as we move from design reference to BD CD (bulk), but pay in terms of power consumption and total noise. The area of designs SD CD and BD CD are more or less the same but less than the reference. It is interesting to note here that the floating-gate design (design FG CD) consumes a huge amount of area because of the large input capacitors. In our design, the input capacitors were about ten times the parasitic capacitance. From the standpoint of very small power levels in the range of nanowatts, the reference topology becomes preferable. However, performance is poor in terms of linearity and silicon area. On the other hand, if power levels of the order of microwatts are tolerable, then designs SD CD, FG CD, and BD CD are all better than design reference in terms of the above-mentioned performance parameters. Among these designs, while design SD CD has the least area of the three, design BD CD is very good in terms of linearity but worst in terms of noise.
IV. EXPERIMENTAL MEASUREMENTS
The above-described OTAs have been fabricated in a 1.2-m CMOS process available through MOSIS. The chip microphotograph is shown in Fig. 7 . The total die area is 1.9 mm 1.9 mm. The test die consists of the four different transconductance amplifiers, a second-order low-pass filter, and some other sample circuits.
A. Operational Transconductance Amplifiers
Measurement results for the different OTAs are tabulated in Table III . We observe reasonably good agreement between theoretical results with those measured. The SNR is about the same for each design, much like the predictions based on the simulation results, though the measured noise is higher than the simulated values. Moreover, due to process variations, the bias currents had to be adjusted. The reference design is particularly affected by these variations because of the extremely small nominal bias current. The supply voltages used for all topologies were 1.35 V. Second-Order Low-Pass Filter: The chip also contains a second-order low-pass filter built using the bulk-driven OTA so as to test it in a sample application. The topology of the filter [4] is shown in Fig. 8 . The low-pass filter was tested for functionality and the measured magnitude response is shown in Fig. 9 . The output spectrum for a 150-mV input at 0.1 Hz is shown in Fig. 10 . The transconductance was set at 10 nS and the capacitors ( ) were external to the chip (10 nF). The measured 3-dB cutoff frequency was around 0.17 Hz which is close to the theoretical value of 0.16 Hz. The rolloff of the filter is about 25 dB/dec instead of the 40 dB/dec. This may be attributed to board parasitics, transistor output impedance, and finite input impedance of the bulk-driven OTAs. The measured is about 45 dB (SPICE result is about 48 dB) for mV . Measured results for the filter are summarized in Table IV. We would like to mention here that the power dissipation of 8.2 W is including the bias network which is approximately the same as that of the filter itself. This paper has presented different design techniques for obtaining very small transconductances, such as current division, source degeneration, floating-gate techniques, and bulk-driven techniques. In particular, the natural attenuating properties of the floating-gate and bulk-driven transistors have been advantageously utilized for realizing small transconductance values. Moreover, for obtaining a given transconductance value, the various tradeoffs involving key circuit parameters such as linearity, noise, and power consumption have been discussed and a detailed comparison has been made among the various designs. The designed OTAs have been fabricated in a 1.2-m CMOS process and simulated and measured results are in good agreement. By choosing an appropriate level of inversion for the transistors based on (1), (3), and (4), it is possible to obtain an optimum balance between contradicting design considerations such as power consumption, silicon area, and noise.
